A Low-Power, Low-Cost Infra-Red Emitter in CMOS Technology
نویسندگان
چکیده
منابع مشابه
A low power Ku phase locked oscillator in low cost 130 nm CMOS technology
This paper reports on a Ku low-power integer-N phase locked oscillator designed to investigate the potentialities of a low-cost 130 nm CMOS technology for video broadcasting and radiometry applications. The design and the characterization of the prototype are described and the main performances are reported and compared to literature. The PLO generates an output tone in the 14.2GHz to 15.1GHz f...
متن کاملLow Noise Low Power Transimpedance Amplifier in 0.18μm Cmos Technology
Low noise and low Power transimpedance amplifiers (TIA) are essential modules for optical sensor based systems. But low power and low noise TIAs are still a challenge for the scientists despite of rapid advances in complementary metal oxide semiconductor (CMOS) technology. This paper proposes a three-stage nested miller compensated (NMC) based design of low noise low power transimpedance amplif...
متن کاملA New Low-Voltage, Low-Power and High-Slew Rate CMOS Unity-Gain Buffer
Class-AB circuits, which are able to deal with currents several orders of magnitude larger than their quiescent current, are good candidates for low-power and high slew-rate analog design. This paper presents a novel topology of a class AB flipped voltage follower (FVF) that has better slew rate and the same power consumption as the conventional class-AB FVF buffer previously presented in liter...
متن کاملA Low-Power Thermal Wind Sensor in CMOS Technology
Wind sensors are widely used in many critical applications, such as navigation, weather forecast, aerospace and wind energy assessment. The thermal wind sensor can measure wind speed and direction at the same time, by measuring the temperature gradient on the sensor's surface which is induced by the wind flow. Compared to traditional mechanical wind sensors, there are two main advantages for th...
متن کاملLow-Power Adder Design for Nano-Scale CMOS
A fast low-power 1-bit full adder circuit suitable for nano-scale CMOS implementation is presented. Out of the three modules in a common full-adder circuit, we have replaced one with a new design, and optimized another one, all with the goal to reduce the static power consumption. The design has been simulated and evaluated using the 65 nm PTM models.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Sensors Journal
سال: 2015
ISSN: 1530-437X,1558-1748,2379-9153
DOI: 10.1109/jsen.2015.2464693